Dear TI,
Few questions regarding the EVM layout:
(1) The PCB stack-up is not clear. Is layer 2 close to the Top layer?
(2) Why there is a GND opening under the DC-DC in Layer 1?
(3) Why GND to FB resistor is connected thru net to AGND pin? (and not thru GND plane)
Thanks,
Igal